# LSI/CSI FF LS7266R1



LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (516) 271-0400 FAX (516) 271-0405

## 24-BIT DUAL-AXIS QUADRATURE COUNTER

January 1998

#### **PIN ASSIGNMENT - TOP VIEW** FEATURES: 28-Pin Package 30 MHz count frequency in non-quadrature mode, 17MHz in X4 quadrature mode. YLCNTR/YLOL 28 YRCNTR/YABG 1 • Dual 24-bit counters to support X and Y axes in motion control applications FCK 2 27 YFLG1 · Dual 24-bit comparators 26 YFLG2 VDD (+5V) 3 Digital filtering of the input guadrature clocks 25 4 D0 YA · Programmable 8-bit separate filter clock prescalers YΒ for each axis D1 5 24 Error flags for noise exceeding filter band width D2 6 23 XFLG2 • Programmable Index Input and other programmable I/Os. 7 22 XFLG1 D3 · Independent mode programmability for each axis **\_S7266R** Programmable count modes: 8 21 ΧВ D4 Quadrature (X1, X2, X4) / Non-quadrature, 9 20 XA D5 Normal / Modulo-N / Range Limit / Non-Recycle, 10 19 D6 XLCNTR/XLOL Binary / BCD. 11 18 XRCNTR/XABG 8-bit 3-State data I/O bus D7 5V operation (VDD-VSS) 17 X/Y VSS (GND) 12 TTL/CMOS compatible I/Os RD 16 13 C/D • 28-Pin SOIC, 28-Pin PDIP (300mil, 600mil) 15 cs 14 WR LS7266R1 Registers:

LS7266R1 has a set of registers associated with each X and Y axis. All X-axis registers have the name prefix X, whereas all Y-axis registers have the prefix Y. Selection of a specific register for Read/Write is made from the decode of the three most significant bits (D7-D5) of the data-bus. CS input enables the IC for Read/Write. C/D input selects between control and data information for Read/Write. Following is a complete list of LS7266R1 registers.

#### Preset Registers: XPR and YPR

Each of these PRs are 24-bit wide. 24-bit data can be written into a PR, one byte at a time, in a sequence of three data write cycles.



#### Counters: XCNTR and YCNTR

Each of these CNTRs are 24-bit synchronous Up/Down counters. The count clocks for each CNTR is derived from its associated A/B inputs. Each CNTR can be loaded with the content of its associated PR.

#### Output Latches: XOL and YOL


Each OL is 24-bits wide. In effect, the OLs are the output ports for the CNTRs. Data from each CNTR can be loaded into its associated OL and then read back on the data-bus, one byte at a time, in a sequence of three data Read cycles.

#### Byte Pointers: XBP and YBP

The Read and Write operations on an OL or a PR always accesses one byte at a time. The byte that is accessed is addressed by one of the BPs. At the end of every data Read or Write cycle on an OL or a PR, the associated BP is automatically incremented to address the next byte.

#### Flag Register: XFLAG and YFLAG

The FLAG registers hold the status information of the CNTRs and can be read out on the data bus. The E bit of a FLAG register is set to 1 when the noise pulses at the quadrature inputs are wide enough to be validated by the input filter circuits. E = 1 indicates excessive noise at the inputs but not a definite count error. Once set, E can only be reset via the RLD.




#### Filter Clock Prescalers: XPSC and YPSC

Each PSC is an 8-bit programmable modulo-N down counter, driven by the FCK clock. The factor N is down loaded into a PSC from the associated PR low byte register PR0. The PSCs provide the ability to generate independent filter clock frequencies for each channel.

Final filter clock frequency  $f_{FCKn} = (f_{FCK}/(n+1))$ , where n = PSC = 0 to FFH


#### Reset and Load Signal Decoders: XRLD and YRLD

Following functions can be performed by writing a control byte into an RLD: Transfer PR to CNTR, Transfer CNTR to OL, reset CNTR, reset FLAG and reset BP.



#### Counter Mode Registers: XCMR and YCMR

The CNTR operational mode is programmed by writing into the CMRs.



#### **DEFINITIONS OF COUNT MODES:**

**Range Limit**. In range limit count mode, an upper and a lower limit is set, mimicking limit switches in the mechanical counterpart. The upper limit is set by the content of the PR and the lower limit is set to be 0. The CNTR freezes at CNTR=PR when counting up and at CNTR=0 when counting down. At either of these limits, the counting is resumed only when the count direction is reversed.

**Non-Recycle**. In non-recycle count mode, the CNTR is disabled, whenever a count overflow or underflow takes place. The end of cycle is marked by the generation of a Carry (in Up Count) or a Borrow (in Down Count). The CNTR is re-enabled when a reset or load operation is performed on the CNTR.


**Modulo-N.** In modulo-N count mode, a count boundary is set between 0 and the content of PR. When counting up, at CNTR=PR, the CNTR is reset to 0 and the up count is continued from that point. When counting down, at CNTR=0, the CNTR is loaded with the content of PR and down count is continued from that point.

The modulo-N is true bidirectional in that the divide-by-N output frequency is generated in both up and down direction of counting for same N and does not require the complement of N in the UP instance. In frequency divider application, the modulo-N output frequency can be obtained at either the Compare (FLG1) or the Borrow (FLG2) output. Modulo-N output frequency,  $f_N = (f_i / (N+1))$  where  $f_i =$  Input count frequency and N=PR.

> The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.


#### Input/Output Control Register: XIOR and YIOR


The functional modes of the programmable input and output pins are written into the IORs.



#### INDEX CONTROL REGISTERS: XIDR and YIDR

Either the LCNTR/LOL or the RCNTR/ABG inputs can be initialized to operate as an index input. When initialized as such, the index signal from the encoder, applied to one of these inputs performs either the Reset CNTR or the Load CNTR or the Load OL operation synchronously with the quadrature clocks. Note that only one of these inputs can be selected as the Index input at a time and hence only one type of indexing function can be performed in any given set-up. **The index function must be disabled in non-quadrature count mode.** 





Note 2: RCNTR/ABG input must also be initialized as the reset CNTR input via IOR

#### **REGISTER ADDRESSING MODES**

D7	D6	D5	C/D	RD	WR	X/Y	CS	FUNCTION
Х	х	х	Х	Х	Х	Х	1	Disable both axes for Read/Write
х	Х	Х	0	1		0	0	Write to XPR byte segment addressed by XBP (Note 3)
х	х	х	0	1		1	0	Write to YPR byte segment addressed by YBP (Note 3)
0	0	0	1	1		0	0	Write to XRLD
0	0	0	1	1		1	0	Write to YRLD
1	0	0	1	1		х	0	Write to both XRLD and YRLD
0	0	1	1	1 -		0	0	Write to XCMR
0	0	1	1	1 -		1	0	Write to YCMR
1	0	1	1	1 -		Х	0	Write to both XCMR and YCMR
0	1	0	1	1		0	0	Write to XIOR
0	1	0	1	1		1	0	Write to YIOR
1	1	0	1	1 -		Х	0	Write to both XIOR and YIOR
0	1	1	1	1		0	0	Write to XIDR
0	1	1	1	1 -		1	0	Write to YIDR
1	1	1	1	1 -		Х	0	Write to both XIDR and YIDR
х	x	x	0	0	1	0	0	Read XOL byte segment addressed by XBP (Note 3)
Х	x	x	0	0	1	1	0	Read YOL byte segment addressed by YBP (Note 3)
Х	х	х	1	0	1	0	0	Read XFLAG
Х	x	x	1	0	1	1	0	Read YFLAG
X =	Don'	t Care	•					

**Note 3**: Relevant BP is automatically incremented at the trailing edge of  $\overline{RD}$  or  $\overline{WR}$  pulse

#### Absolute Maximum Ratings:

Parameter	Symbol	Values	Unit
Voltage at any input	VIN	Vss3 to VDD+.3	V
Supply Voltage	Vdd	+7.0	V
Operating Temperature	ТА	-25 to +80	оС
Storage Temperature	TSTG	-65 to +150	оС


### **DC Electrical Characteristics**. (TA = $-25^{\circ}$ C to $+80^{\circ}$ C, VDD = 4.5V to 5.5V)


Parameter	Symbol	Min. Value	Max.Value	Unit	Remarks
Supply Voltage	VDD	4.5	5.5	V	-
Supply Current	ldd	-	800	μA	All clocks off
Input Logic Low	VIL	-	0.8	V	-
Input Logic High	Vін	2.0	-	V	-
Output Low Voltage	Vol	-	0.5	V	IOSNK=5mA
Output High Voltage	Vон	Vdd5	-	V	losrc=1mA
Input Leakage Current	IILK	-	30	nA	-
Data Bus Leakage Current	Idlk	-	60	nA	Data bus off
Output Source Current	IOSRC	1.0	-	mA	VO = VDD5V
Output Sink Current	IOSNK	5.0	-	mA	Vo = 0.5V


	mbol	Min. Value	Max.Value	Unit	Remarks
Read Cycle (See Fig. 1)		50			
RD Pulse Width	tr1	50	-	ns	-
CS Set-up Time	tr2	50	-	ns	-
CS Hold Time	tr3	0	-	ns	-
C/D Set-up Time	tr4	50	-	ns	-
C/D Hold Time	tr5	10	-	ns	-
X/Y Set-up Time	tr6	50	-	ns	-
X/Y Hold Time	tr7	10	-	ns	-
Data Bus Access Time	tr8	50	-	ns	Access starts when both $\overline{RD}$ and $\overline{CS}$ are low.
Data Bus Release Time	tr9	-	25	ns	Release starts when either $\overline{RD}$ or $\overline{CS}$ is terminated.
Back to Back Read delay	<b>t</b> r10	60	-	ns	-
Write Cycle (See Fig. 2)					
WR Pulse Width	tw1	30	-	ns	-
<u>CS</u> Set-up Time	tw2	30	-	ns	-
CS_Hold Time	twз	0	-	ns	-
C/D Set-up Time	tw4	30	-	ns	-
C/D Hold Time	tw5	10	-	ns	-
X/Y Set-up Time	tw6	30	-	ns	-
X/Y Hold Time	tw7	10	-	ns	-
Data Bus Set-up Time	twa	30	-	ns	-
Data Bus Hold Time	tw9	10	-	ns	-
Back to Back Write Delay	tw10	60	_	ns	-
Back to Back White Belay	<b>C</b> W10	00		110	
Quadrature Mode (See Fig. 3-5	)				
		14		20	
FCK High Pulse Width	t1		-	ns	-
FCK Low Pulse Width	t2	14	-	ns	-
FCK Frequency	ffck	-	35	MHz	-
Mod-n Filter Clock(FCKn)Period	t3	28	-	ns	tз = (n+1) (t1+t2), where n = PSC= 0 to FFн
FCKn frequency	<b>f</b> FCKn	-	35	MHz	-
Quadrature Separation	t4	57	-	ns	t4 2t3
Quadrature Clock Pulse Width	t5	115	-	ns	t5 4t3
Quadrature Clock frequency	fqa, fqe		4.3	MHz	$f_{QA} = f_{QB} = 1/8t_3$
Quadrature Clock to Count Dela		<b>5t</b> 3	6t3	-	-
X1/X2/X4 Count Clock Pulse Wie	•	28	-	ns	tq2 = t3
Index Input Pulse Width	tidx	85	_	ns	tidx 3t3
Index Skew from A	tAi	-	28		tAi t3
		28	20	ns	
Carry/Borrow/Compare Output Widt	h tq3	20	-	ns	$t_{Q3} = t_3$
Non-Quadrature Mode (See Fig	g. 6-7)				
Clock A - High Pulse Width	t6	16	-	ns	-
Clock A - Low Pulse Width	t7	16	-	ns	-
Direction Input B Set-up Time	tas	20	-	ns	-
Direction Input B Hold Time	tвн	20	-	ns	-
Gate Input (ABG) Set-up Time	tgs	20	-	ns	-
Gate Input (ABG) Hold Time	tGH	20	-	ns	_
Clock Frequency (non-Mod-N)	fA	20	30	MHz	fA = (1/(t6 + t7))
Clock Frequency (Mod-N)	fan	-	25	MHz	
Clock Frequency (Mod-N)	IAN	-	25		-
Clock to Carry or Borrow Out Delay	t9	-	30	ns	-
Carry or Borrow Out Pulse Width		16		ns	t10 = t7
Load CNTR, Reset CNTR and					
Load OL Pulse Width	t11	20	_	ns	_
Clock to Compare Out Delay		20 50	-		
Clock to Compare Out Delay	t12	50	-	ns	-


#### **INPUTS/OUTPUTS**


X-AXIS I/Os:	
<b>XA</b> (Pin 20) <b>XB</b> (Pin 21)	X-axis count input A X-axis count input B Either quadrature encoded clocks or non-quadrature clocks can be applied to XA and XB. In quadrature mode XA and XB are digitally filtered and decoded for UP/DN clock. In non-quadrature mode, the filter and the decoder circuits are by-passed. Also, in non-quadrature mode XA serves as the count input and XB as the UP/DOWN direction control input, with XB = 1 selecting Up Count mode and XB = 0, selecting Down Count mode.
XLCNTR/XLOL (Pin 19)	X-axis programmable input, to operate as either direct load XCNTR or direct load XOL or synchronous load XCNTR or synchronous load XOL. The synchronous load mode is intended for interfacing with the encoder Index output in quadrature clock mode. In direct load mode, a logic low level is the active level at this input. In synchronous load mode the active level can be programmed to be either logic low or logic high. Both quarter-cycle and half-cycle Index signals are supported by this input in the indexed Load mode. The synchronous function must be disabled in non-quadrature count mode (See description of IDR on P. 4)
XRCNTR/XABG (Pin 18)	X-axis programmable input to operate either as direct reset XCNTR or count enable/disable gate or synchronous reset XCNTR. The synchronous reset XCNTR mode is intended for interfacing with the encoder Index output in quadrature clock mode. In direct reset XCNTR mode, a logic low level is the active level at this input whereas in synchronous reset XCNTR mode the active level can be programmed to be either a logic low or a logic high. Both quarter-cycle and half-cycle index signals are supported by this input in the indexed reset CNTR mode. The synchronous function must be disabled in non-quadrature count mode (See description of IDR on P. 4). In count enable/disable mode, a logic high at this input enables the counter and a logic low level disables the counter.
<b>XFLG1</b> (Pin 22)	X-axis programmable output to operate either as XCARRY (Active low), or XCOMPARE (generated when XPR=XCNTR; Active low), or XIDX (XFLAG bit 6) or XCARRY/XBORROW (Active low).
<b>XFLG2</b> (Pin 23)	X-axis programmable output to operate as either XBORROW (Active low) or XU/ $\bar{\rm D}$ (XFLAG bit 5) or XE (XFLAG bit 4).
Y-AXIS I/Os: All the X-axis inputs YA (Pin 25) YB (Pin 24) YLCNTR/YLOL (I YRCNTR/YABG ( YFLG1 (Pin 27) YFLG2 (Pin 26)	
All the X-axis input YA (Pin 25) YB (Pin 24) YLCNTR/YLOL (I YRCNTR/YABG ( YFLG1 (Pin 27)	Pin 1)
All the X-axis input YA (Pin 25) YB (Pin 24) YLCNTR/YLOL (I YRCNTR/YABG ( YFLG1 (Pin 27) YFLG2 (Pin 26) COMMON I/Os:	Pin 1) (Pin 28)
All the X-axis input YA (Pin 25) YB (Pin 24) YLCNTR/YLOL (I YRCNTR/YABG ( YFLG1 (Pin 27) YFLG2 (Pin 26) COMMON I/Os: WR (Pin 14)	Pin 1) (Pin 28) Write input. Control/data bytes are written at the trailing edge of low level pulse applied to this input.
All the X-axis input: YA (Pin 25) YB (Pin 24) YLCNTR/YLOL (I YRCNTR/YABG ( YFLG1 (Pin 27) YFLG2 (Pin 26) COMMON I/Os: WR (Pin 14) RD (Pin 16)	Pin 1) (Pin 28) Write input. Control/data bytes are written at the trailing edge of low level pulse applied to this input. Read input. A low level applied to this input enables the FLAGs and OLs to be read on the data bus.
All the X-axis input: YA (Pin 25) YB (Pin 24) YLCNTR/YLOL (I YRCNTR/YABG ( YFLG1 (Pin 27) YFLG2 (Pin 26) COMMON I/OS: WR (Pin 14) RD (Pin 16) CS (Pin 15)	Pin 1) (Pin 28) Write input. Control/data bytes are written at the trailing edge of low level pulse applied to this input. Read input. A low level applied to this input enables the FLAGs and OLs to be read on the data bus. Chip select input. A low level applied to this input enables the chip for Read and Write. Control/Data input. This input selects between a control register or a data register for Read/Write.
All the X-axis input: YA (Pin 25) YB (Pin 24) YLCNTR/YLOL (I YRCNTR/YABG ( YFLG1 (Pin 27) YFLG2 (Pin 26) COMMON I/Os: WR (Pin 14) RD (Pin 16) CS (Pin 15) C/D (Pin 13) D0-D7	Pin 1) (Pin 28) Write input. Control/data bytes are written at the trailing edge of low level pulse applied to this input. Read input. A low level applied to this input enables the FLAGs and OLs to be read on the data bus. Chip select input. A low level applied to this input enables the chip for Read and Write. Control/Data input. This input selects between a control register or a data register for Read/Write. When low, a data register is selected. When high, a control register is selected. Data Bus input/output. The 8-bit three-state data bus is the I/O port through which all data transfers
All the X-axis input YA (Pin 25) YB (Pin 24) YLCNTR/YLOL (I YRCNTR/YABG ( YFLG1 (Pin 27) YFLG2 (Pin 26) COMMON I/OS: WR (Pin 14) RD (Pin 16) CS (Pin 15) C/D (Pin 13) D0-D7 (Pins 4-11)	Pin 1) (Pin 28) Write input. Control/data bytes are written at the trailing edge of low level pulse applied to this input. Read input. A low level applied to this input enables the FLAGs and OLs to be read on the data bus. Chip select input. A low level applied to this input enables the chip for Read and Write. Control/Data input. This input selects between a control register or a data register for Read/Write. When low, a data register is selected. When high, a control register is selected. Data Bus input/output. The 8-bit three-state data bus is the I/O port through which all data transfers take place between the LS7266R1 and the host processor. Filter clock input in quadrature mode. The FCK is divided down internally by two 8-bit programmable
All the X-axis input: YA (Pin 25) YB (Pin 24) YLCNTR/YLOL (I YRCNTR/YABG ( YFLG1 (Pin 27) YFLG2 (Pin 26) COMMON I/OS: WR (Pin 14) RD (Pin 16) CS (Pin 15) C/D (Pin 13) D0-D7 (Pins 4-11) FCK (Pin 2)	Pin 1) (Pin 28) Write input. Control/data bytes are written at the trailing edge of low level pulse applied to this input. Read input. A low level applied to this input enables the FLAGs and OLs to be read on the data bus. Chip select input. A low level applied to this input enables the chip for Read and Write. Control/Data input. This input selects between a control register or a data register for Read/Write. When low, a data register is selected. When high, a control register is selected. Data Bus input/output. The 8-bit three-state data bus is the I/O port through which all data transfers take place between the LS7266R1 and the host processor. Filter clock input in quadrature mode. The FCK is divided down internally by two 8-bit programmable prescalers, one for each channel. Selects between X and Y axes for Read or Write. $\overline{X}/Y = 0$ selects X-axis and $\overline{X}/Y = 1$ selects Y-axis.














Note 4: FCKn is the final modulo-n internal filter clock, arbitrarily shown here as modulo-1.



#### FIGURE 5. CARRY, BORROW, COMPARE, CARRY TOGGLE, BORROW TOGGLE AND COMPARE TOGGLE IN X4 QUADRATURE, NORMAL, BINARY COUNT MODE.

**Note 8**: COMPARE is generated when PR = CNTR. In this timing diagram it is arbitrarily assumed that PR = 1.





FIGURE 9. RANGE LIMIT, NON-QUADRATURE (Shown with PR = 4)






FIGURE 11A. LS7266R1 INTERFACE EXAMPLES




FIGURE 11B. LS7266R1 INTERFACE EXAMPLES